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Investigation of Asynchronous Pipeline Circuits Based on
Bundled-Data Encoding: Implementation Styles, Behavioral Modeling,
and Timing Analysis
Yu Zhou
Abstract: As VLSI technology enters the post-Moore era, there has been an increasing interest in asynchronous
design because of its potential advantages in power consumption, electromagnetic emission, and automatic speed
scaling capacity under supply voltage variations. In most practical asynchronous circuits, a pipeline forms the
micro-architecture backbone, and its characteristics play a vital role in determining the overall circuit performance.
In this paper, we investigate a series of typical asynchronous pipeline circuits based on bundled-data encoding,
spanning different handshake signaling protocols such as 2-phase (micropipeline, Mousetrap, and Click), 4-phase
(simple, semi-decoupled, and fully-decoupled), and single-track (GasP). An in-depth review of each selected circuit is
conducted regarding the handshaking and data latching mechanisms behind the circuit implementations, as well as
the analysis of its performance and timing constraints based on formal behavior models. Overall, this paper aims at
providing a survey of asynchronous bundled-data pipeline circuits, and it will be a reference for designers interested
in experimenting with asynchronous circuits.
Key words: asynchronous pipeline circuits; bundled-data encoding; asynchronous circuit modeling
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Introduction

As VLSI technology enters the post-Moore era, more
computing resources can be physically integrated
into a single die; however, existing circuit design
methodologies still lag behind in matching productivity.
Therefore, narrowing this gap has become a common
challenge for global electronic circuit designers.
Furthermore, continuous scaling down worsens the
process variability, power, and thermal bottlenecks,
which make the timing reliability issues of circuits more
critical, especially in aerospace and national defense
fields.
Compared with traditional synchronous circuit
design methods, asynchronous circuits eliminate
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global synchronization by clock-trees, introduce local
handshaking process for data transfer, and bring potential
advantages in power consumption, electromagnetic
emission, as well as automatic speed and energy
scaling under supply voltage variations[1–3] . In addition,
the distributed closed-loop control structure of their
asynchronous counterparts has better timing reliability
than the inherent open-loop timing control of
synchronous circuits[4, 5] . However, the design and
analysis of asynchronous circuits are notoriously
difficult, mainly because of the lack of EDA tools that
are still not commonplace in the industry.
Asynchronous logic has gained the attention of
circuit designers with a recent surge of neuromorphic
computing because it supports event-driven processing
of spikes, which are highly sparse in both time and
space, with a more natural and fine-grained flow
control[6, 7] . For example, IBM’s TrueNorth[8] and Intel’s
Loihi[6] have demonstrated feasibility in constructing
power-efficient and scalable Spiking Neural Networks
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(SNNs) based on asynchronous circuits. Recently, an
asynchronous reconfigurable SNN accelerator, known as
ARSNN[9] , has been implemented based on the LinkJoint templates[10] ; an asynchronous Address-Event
Representation (AER) arbitrating circuit supporting
neuromorphic hardware with analog neurons was
designed[11] ; and an asynchronous design scheme for
a spiking Convolutional Neural Network (CNN) named
ASIE[12] was proposed. In addition, reconfigurable
asynchronous CNN accelerator chips[13, 14] have been
fabricated with a higher power efficiency than
synchronous CNN chips.
Most practical asynchronous circuits, whether they
belong to traditional microprocessors or building blocks
in a neural network, rely on a micro-architecture,
usually in the form of pipeline circuits, to process and
transmit data. Consequently, the characteristics of an
asynchronous pipeline play a vital role in determining
the overall circuit performance. In fact, it is the unique
features of an asynchronous pipeline circuit displayed
in its local ruling of data movements, such as elasticity,
automatic flow control, and on-demand processing, that
make it popular in today’s neuromorphic computing
field[6, 7, 9, 13] .
Asynchronous pipeline circuit design[15–36] has always
been a hot research field. Ever since the introduction
of the pioneering circuit, i.e., micropipeline[15] , in
Sutherland’s Turing Award lecture in 1989, various
pipeline circuit styles have been proposed that span
a wide range of data encoding schemes, handshake
signaling protocols, and logical families. Some of the
pipeline circuits have achieved success in industry
fields such as low-power embedded controllers[37] ,
high-speed crossbar switches[38] , SOCs[39] , and highperformance FPGAs[40] , while others have been
implemented in advanced research projects, e.g., the
AMULET microprocessor series[41–45] , demonstrating
the feasibility and benefits of using asynchronous
pipelines to implement commercial architectures.
In this paper, we investigate a series of typical
asynchronous pipeline circuits based on bundleddata encoding, categorized by their commonality in
handshake singling protocol, i.e., either 2-phase, 4phase, or single-track. The 2-phase protocol series
begins with the micropipeline based on the control
chain of Muller-C elements[46] and capture-pass data
latches, then diverts to Mousetrap[16] with a lightweight
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control and mainstream transparent data latches, then to
Click[17–19, 47, 48] that embraces edge-triggered flip-flops
for both data storage and control state encoding. In
the 4-phase protocol series, three types of controllers
(simple, semi-decoupled, and fully-decoupled) that were
developed during the AMULET project are examined.
Finally, the GasP circuit[28] is studied as a representative
of the single-track protocol series.
Compared with previous overview papers on
asynchronous pipeline circuit design[2, 3, 7] , an in-depth
review of each selected asynchronous pipeline circuit,
regarding its handshaking mechanism and data latching
scheme behind the circuit implementations, as well as
the analysis of its performance and timing constraints
based on formal behavior models, is provided in this
study.
Accurate analysis of an asynchronous pipeline
circuit’s behaviour is not realistic without resorting to
a formal modeling technique. The Signal Transition
Graph (STG)[49, 50] , a Petri-net-based model for studying
asynchrony and concurrency, is utilized in this paper
to describe the circuit’s behavior and locate the critical
paths impacting the performance and timing correctness
of the circuit under study. Specifically, the STG models
proposed in this paper for Mousetrap, Click, and GasP
pipeline circuits are novel. Interested readers can play
with an STG model’s token game, either manually
or aided by a CAD tool, e.g., Workcraft[51] , to better
understand the circuit operation behavior and even catch
a design bug escaping conventional circuit simulation
tools. Overall, the purpose of this paper is to provide a
survey on asynchronous bundled-data pipeline circuits
and serve as a reference for designers who are interested
in experimenting with asynchronous pipelined circuits.
The rest of this paper is organized as follows.
Section 2 provides the general background knowledge for
understanding asynchronous pipeline circuits, including
the abstract structure view, general implementation
issues, terminologies, classifications, basic libraries, as
well as a brief introduction to the modeling techniques
used in this paper. Sections 3 – 5 will then describe
the detailed study of the asynchronous pipeline circuits
under the control of 2-phase, 4-phase, and single-track
handshake protocols, respectively. Section 6 compares
the pipeline circuits reviewed in this paper, followed by
the conclusion in Section 7.
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Background

of asynchronous pipeline circuits when viewed from
different design angles.

An abstract structure view of asynchronous
pipelines

Figure 1 proposes the abstract structure view of an
asynchronous pipeline in linear form, where consecutive
pipeline stages are linked by a communication channel
spanning handshaking signals, usually consisting of
request (Req) and acknowledge (Ack), as well as the
data (Data) being transmitted.
In general, the i-th stage of a linear pipeline receives
data from its predecessor stage (Stage i 1, the data
producer), stores and processes the data before sending it
to the successor stage (Stage i +1, the data consumer). It
is the controller within a stage box” that plays the role
of coordinating handshake signals, as well as regulating
the local timings on data storage and/or computation.
In Fig. 1, the bundled-data transfer scheme is assumed,
where an explicit delay element is inserted in the Req
line to match the worst-case delay of the computation
logic. In particular, if the logic slices are not needed, the
structure proposed in Fig. 1 becomes an asynchronous
FIFO.
Note that a practical circuit usually relies on both
linear and non-linear structures, such as forks, joins,
and arbitrators[52] , to realize its functionality. This paper
mainly focuses on the analysis of pipeline circuits with
linear structures.
2.2
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An overview of asynchronous pipeline circuit
implementation

The particular implementation of the abstract pipeline
structure in Fig. 1 requires resolving a range of design
issues from high-level considerations, such as data
encoding schemes and handshake signaling protocols, to
circuit-level choices, e.g., logic families and data storage
types, in order to achieve the targets regarding circuit
area, speed, and power.
In this subsection, we discuss these design issues
by first studying the communication channels and then
investigating into the box of a pipeline stage. This
subsection also lends itself to a concise classification

Fig. 1

2.2.1

Communication channels

(1) Data encoding schemes
Two major positions exist regarding how to
represent data and indicate its validity in asynchronous
pipeline circuit design, i.e., bundled-data scheme[6, 15–28]
vs. delay-insensitive encoding[31–36] . The bundleddata transfer scheme, as illustrated in Fig. 1,
maintains the conventional synchronous single-rail logic
implementations in the data path; however, it introduces
extra handshaking signals to indicate the data validity.
This is accomplished by a technique known as delay
matching[4, 5] , i.e., insertion of an explicit delay element,
usually implemented by inverter chain or a replica of the
computation logic slice’s critical path, in the Req path to
match the computation logic’s worst-case delay.
Alternatively, validity information can be embedded
into the data by adopting Delay-Insensitive (DI)
data encoding techniques[53] , represented by dual-rail
encoding or the more general m-of-n encoding[36, 54] .
With dual-rail encoding, each bit of a Boolean variable
in the data path, a, is physically implemented using
two wires, a0 and a1 , whereas a D 0 or a D 1 is
signaled by an explicit voltage(current) change on a0 or
a1 , respectively.
In general, dual-rail encoded circuits incur extra
area overhead; however, they enable real-time delay
measurement by sensing the rails’ state using completion
detection circuitries[4, 5] and thus have greater timing
robustness. Alternatively, bundled-data circuits are easier
for designers with synchronous thinking, even though the
circuits must guarantee sufficient margins for the worstcase data path delay under PVT variations. A detailed
review of both bundled-data and DI data encoding
schemes exceeds the scope of this paper; as a result,
we mainly focus on the bundled-data transfer scheme.
(2) Handshake signaling protocols
A handshake signaling protocol refers to the
sequencing of handshake signal transitions to facilitate

An abstract structure of linear asynchronous pipeline.
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data transfer, where a handshake signal transition means
either the rising edge (C) or falling edge ( ) belonging
to Req and Ack. The three main handshake signaling
protocols are 2-phase, 4-phase, and single-track.
The 2-phase handshake protocol[6, 10, 15–20, 25] ,
initialized with micropipeline circuit design, is also
known as transition signaling or Non-Return-to-Zero
(NRZ) protocol, because each transition of Req and
Ack conveys an active message, e.g., both ReqC and
Req may semaphore that the bundled data has become
valid, whereas both AcqC and Ack indicate that the
data has been consumed. Concrete pipeline circuits
based on a 2-phase handshake protocol will be described
in Section 3.
The 4-phase handshake signaling protocol[21–27, 32–36] ,
or Return-to-Zero (RZ) protocol, only utilizes one edge
per handshake signal for conveying active messages,
whereas the other edge simply resets. Different
combinations of active edges of Req and Ack enable
different subtypes of 4-phase protocols, as will be
discussed in Section 4.
A single-track protocol[28–31] aggressively merges
Req and Ack with one communication wire, where the
sender issues a request by producing a transition on the
wire, and the receiver acknowledges by flipping it back.
Therefore, the single-track protocol owns the features of
both 2- and 4-phase protocols. The single-track protocol
will be studied in Section 5 based on the GasP pipeline
circuit.
Regarding the communication efficiency of the above
handshake protocols, 2-phase and single-track protocols
are generally believed to enable a higher data rate,
or shorter cycle time, of the target pipeline circuits,
compared with 4-phase protocols[7] . However, circuits
based on 2-phase handshake protocols may require
extra conversion circuitries interfacing with level-based
storage and logic and may create difficulties to circuit
debugging[41] .
(3) Other attributes of a communication channel
Regarding the initiator of a data transfer cycle, an
asynchronous communication channel can be further
divided into push or pull types[4, 5] . In a push channel, it
is the data sender who initiates a communication cycle
by issuing both data and the corresponding Req to the
receiver. However, in a pull channel, the receiver initiates
a communication cycle by sending Ack to the sender,
demanding the data issuing. In this paper, only push
channels are considered.
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2.2.2

Inside the stage box: Implementation of data
storage, logic, and controller

After a data encoding scheme and handshake signaling
protocol is fixed, it is the right time to consider a
concrete circuit implementation inside the “stage box”
of an asynchronous pipeline, where the following 3-step
design procedure is generally followed.
(1) Determination of the data storage elements
The data storage elements used in asynchronous
bundled-data pipeline circuits can be the same as the
synchronous sequential circuits, i.e., level-sensitive
latches and edge-sensitive flip-flops. Alternatively,
proprietary data storage types specifically designed for
asynchronous pipelines can be chosen, e.g., the capturepass latches[15] used in a micropipeline.
Regarding level-sensitive latches, either a standalone
latch[16, 20–22, 28] or a pair of latches, i.e., master
and slave latches under independent control[23, 26, 55] ,
can be adopted per data bit at each pipeline stage.
Compared with the standalone latch, the double latch
scheme can improve the circuit performance and also
represent a less complicated design technique aiming at
automatic synchronous-asynchronous conversion, such
as desynchronization[23] .
When choosing latches as the storage elements,
further design issues influencing circuit performance and
power should be considered. For example, a NormallyBlocking (N.B.) latch[28] is more power efficient than
a Normally-Open (N.O.) latch[16, 21–23] , because the
former can prevent the propagation of glitches in
the data path. In addition, latch circuits implemented
using single-phase control lines are preferred to those
with complementary control lines, e.g., pass-transistor
latches[20] because of the reduction of capacitive load,
especially in the case of a large data bundle.
Alternatively, edge-sensitive flip-flops used in
asynchronous pipelines can be further divided into
single-edge-triggered flip-flops[17–19] or Double-EdgeTriggered D-Flip-Flops (DETDFFs)[25] . Compared with
a latch, flip-flop-based designs are better supported by
third-party EDA tools, especially during the static timing
analysis and physical design phase[17] .
(2) Selection of the computation logic style
Both static and dynamic logic styles can be utilized
to implement the data path in asynchronous pipeline
circuits with a bundled data transfer scheme. Static logic
is free from the intervention of handshaking signals, as
indicated by Fig. 1, and is the default logic style assumed
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in this paper. Alternatively, dynamic logic requires that
its pre-charge and evaluation phases are coordinated by
local controllers, and it may further improve the circuit
performance and power at the cost of a more complicated
control scheme[22] .
Compared with the bundled-data scheme, designing
a DI encoded data path, e.g., dual-rail computation
logic, is more involved, because an appropriate form
of indication[56] should be implemented, either via
the logic itself or through extra completion detection
circuitries. Various approaches exist for dual-rail logic
design, e.g., Dual-Rail Cascode Voltage Switch Logic
(DRCVSL)[57] , Delay-Insensitive Min-term Synthesis
(DIMS)[58] , and Null Conventional Logic (NCL) based
on threshold gates[36] . Furthermore, logic optimization
techniques are available for reducing circuit complexity
while maintaining the timing robustness levels[59, 60] .
(3) Design of the handshake controller
The handshake controller plays the key role of
coordinating handshake signals between adjacent
pipeline stages and generating “local clocks” for
data latching, and it has remained one of the most
popular research fields in asynchronous circuit design.
Handshaking controllers can be designed manually or
synthesized using formal methods from their behavioral
specifications[61–63] . Unlike the computation logic in the
data path, which allows transient glitches, the behavior
of an implemented controller must strictly follow its welldefined timing relations with the environment and not
generate any temporal glitches (so-called hazard-free).
The correct operation of an asynchronous controller
circuit is based on the assumptions of its delay model.
The three typical delay models[4] are briefly introduced
below and will be identified when specific handshaking
controllers are discussed.
(a) DI: this type of circuit operates correctly,
assuming unbounded delay on its composing logic gates
and connection wires. DI circuits have the highest level
of timing robustness; however, they are difficult to
design.
(b) Quasi DI (QDI) or Speed Independent (SI):
these types of circuits operate correctly, assuming
unbounded gate delay. The only timing constraint is on
certain wire delays, e.g., isochronic fork assumptions[64] .
These types of circuits enable a high level of timing
robustness that is practically achievable. However, they
incur large circuit areas, delays, and power overheads.
(c) Bounded Delay (BD): a circuit operates correctly
when assuming bounded gate and wire delays. This type
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of circuit reduces the overheads of QDI or SI circuits.
However, it requires extra care during physical design to
ensure the satisfaction of the timing constraints.
2.3

Building elements for asynchronous design

A Muller C-element (C-gate) is presumably the most
popular logical element in asynchronous circuits for
synchronizing (rendezvousing) signal transitions. The Cgate is a latch with the state holding capacity, changing
its output only on certain combinations of input changes.
The traditional C-gate is symmetrical about its inputs, in
that an output rising transition (zC) only occurs when
both inputs become high, and similarly, the output falling
transition (z ) only occurs when both inputs become
low. The output remains unchanged for other input
cases. Specifically, both transition polarities of input
are “acknowledged” by the output. A dynamic CMOS
implementation of the symmetric C-gate is displayed
in Fig. 2a, which depends on the output cross-coupled
inverter pair for state retention. Other implementation
approaches of C-elements[4, 5] also exist, e.g., based on
static complex gates with local feedback.
Furthermore, traditional symmetric C-elements can
be modified into the so-called asymmetric C-elements
or generalized C-elements[4] . In particular, an input
x of an asymmetric C-element can be “acknowledged”
only for one particular transition polarity, which is
labeled explicitly next to a line extending from the
symbol’s main body. For example, if the input x of
a gate is only acknowledged by the gate’s output

Fig. 2 Muller C-elements: (a) a symmetric C-element’s
symbol (top) and dynamic CMOS implementation (bottom),
and (b) an asymmetric C-element’s symbol (top) and
implementation (bottom).
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z for the rising transition, then the circuit must be
implemented in such a way that zC occurs only after
xC occurs, whereas z has no timing reliance on x .
Asymmetric C-elements enable more flexible patterns of
synchronizing handshake signals, as will be illustrated
in 4-phase handshake controller circuits in Section
4. Figure 2b demonstrates the symbol and dynamic
implementation of a generalized C-element, where c
and b are acknowledged by z and zC, respectively,
noting that an input bubble exists at the “C” extension
line indicating an inversion of b. However, input a,
pointing to the main body of the gate symbol, is still
acknowledged for both transition polarities.
2.4

Behavior modeling of asynchronous controller
circuits using STG

In this paper, we use STG models to describe the
behavior of a handshaking controller in terms of the
causality on its signal transitions. An STG is a labeled
Petri net[65] of the quadruple hP; T; F; m0 i, where P is
the set of places generally denoted by circles, T is the
set of transitions representing a circuit’s signal changes,
F is the set of flow relation denoted by directed arcs
from places to transitions, and vice versa, and m0 is the
initial marking. A marking of a Petri net m is a multiset of places represented by tokens (denoted by dots in
places). As an example, Fig. 3b demonstrates the general
STG model of the circuitry in Fig. 3a, consisting of a
C-element and two inverters. Note that the shorthand

Fig. 3 Circuit modeling by STG: (a) circuit being modeled,
(b) general STG model, (c) shorthand notation used in this
paper, and (d) circuit PN model.
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notation illustrated in Fig. 3c is utilized when drawing
STG in this paper, where the place circle with one
input arc and one output arc is omitted. The initial
marking of Fig. 3b indicates that the initial condition is
a D 1; b D 1; and c D 0 .cC is enabled).
The dynamic behavior of an STG is simulated by
the token game of Petri net, where a transition t is
enabled in marking m if all its predecessor places are
marked with tokens. An enabled transition may fire,
yielding a new marking m’, in which the number of
tokens in each predecessor place is decreased by one,
and each successor place is increased by one. By
running the token game of an STG, the behavior of the
circuit under modeling can be simulated. Furthermore,
certain circuit properties, such as being dead-lock free
and persistent regarding signal transitions[66] , can be
examined. Therefore, an STG model helps a designer
analyze the circuit’s performance and reason its timing
correctness.
A specific form of STG, circuit Petri net (Circuit
PN)[66, 67] , is used in this paper to model circuit fragments,
especially when Boolean relation is involved. Circuit
PN associates each signal x with two explicit places
representing its two logical states, i.e., x D 0 and x D 1.
The clusters of transitions labeled with xC and x are
then connected to the places of Circuit PN, modeling
the necessary flow relations. In particular, self-loop arcs
(arcs with arrows at both ends, also know as read-only
arcs) connecting a signal transition are used to model
its preconditions. Note that the token game rule for a
self-loop arc, linking place p and transition t, is defined
that the enabling of t requires a token in p; however, the
firing of t does not consume any token from p.
As an intuitive example, the same circuit in Fig. 3a is
revisited to derive its Circuit PN model shown in Fig. 3d,
which has an increased modeling complexity compared
with the general STG model in Fig. 3b because of the
explicit state encoding technique used in Circuit PN
modeling.
Figure 4 depicts the model fragments for some
of the basic logical elements, besides the Cgates, for constructing the behavioral models of
general asynchronous controllers. Modeling of general
combinational gates using Circuit PNs was previously
introduced[66] , whereas the modeling of storage
elements, such as level-sensitive latches and edgesensitive flip-flops, are supplemented here.
To model a level-sensitive latch (Fig. 4b) with clock
terminal clk, input data port D, and output data port
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clkC’s postcondition, forming the “choice place” where
one of the four transitions (dum1, dum2, QC, and Q )
can be enabled, depending on the states of D and Q at
the sampling instant. Note that dum1 and dum2 are the
dummy transitions whose purpose is to keep p1 1-safe.
Figure 4d illustrates the modeling of a flip-flop whose
output Q feeds back to input D via an inverter by
composing the nets of a flip-flop and an inverter. Note
that the dummy transitions in Fig. 4c can be omitted
when the setup time constraint is satisfied, i.e., DC
(D ) occurs well before clkC. In reality, designers can
resort to CAD tools, such as Workcraft, to construct the
Circuit PN models.

3

Asynchronous Pipeline Circuits Based on
the 2-Phase Handshake Protocol

In this section, three typical pipeline circuits based on
2-phase handshake signaling, namely micropipeline,
Mousetrap, and Click, are reviewed regarding their
circuit implementations, operation mechanisms, and
timing analysis.
3.1
3.1.1
Fig. 4 Circuit PN models of typical logical elements: (a) an
XOR gate with the initial state of a=0, b=1, and c=0, (b) a D
latch with clk=0, D=1, and Q=0, (c) a D flip-flop with clk=0,
D=1, and Q=0, and (d) a D flip-flop with an inverter acting as
the data-path.

Q, two read-only arcs connect the place clk D 1 with
transition QC and Q , separately, indicating that a
change on D is reflected on Q as long as clk remains
high. However, to model a rising-edge-triggered flipflop (Fig. 4c), an extra place p1 should be introduced as

Fig. 5

Micropipeline
Circuit implementation

Micropipeline initiates asynchronous pipeline circuit
designs featuring transition signaling, bundled-data
encoding, and capture-pass latching scheme. The 3stage micropipeline circuit depicted in Fig. 5 is based
on the implementation in Sutherland’s paper[15] with
supplemented left and right environments (env.) acting
as the data source and sink, respectively. The controller
of a micropipeline is based on the Muller pipeline
(or Muller distributor[4] ) with delay elements inserted
between pipeline stages. In each stage of a micropipeline,

3-stage micropipeline circuit.
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the handshake signals in Fig. 1 are further refined into Ri
(Request input) and Ai (Acknowledge input) interfacing
with the input channel, as well as Ro (Request output)
and Ao (Acknowledge output) interfacing with the
output channel.
The data storage element in a micropipeline is called
the capture-pass latch[15] , which is unconventional in
synchronous circuit designs. An implementation of the
capture-pass latch based on single-pole-double-throw
switches and inverters is illustrated in Fig. 6. The
capture-pass latch is controlled via two input ports:
Capture (C ) and Pass (P ). The correct operation requires
that alternative transitions occur on the C port and P
port, respectively. Suppose that the latch is initially
transparent with C D P D 0 (Fig. 6a). When C C
occurs, switches s1 and s2 flip, causing the input data
Din to be captured in the lower inverter pair (Fig. 6b).
Subsequently, when P C occurs, switch s3 flips and the
latch becomes transparent (Fig. 6c). The following RZ
phase simply repeats this capture-pass process: when
C occurs, the input switches flip and Din is stored
in the upper inverter pair (Fig. 6d); when P occurs,
the latch returns to its initial state. Alternatively, the
Cd (Capture done) and Pd (Pass done) ports signal
the completion of the capture and pass operations,

Fig. 6

respectively, via proper delay matching.
After assembling the Muller distributor, data storage,
(static) logic, and delay elements, the 2-phase bundleddata micropipeline is animated: both Ri C and Ri
indicate the validity of the corresponding input data,
whereas both Ai C and Ai signal the data capturing
because of the wiring together of Ai and a capture-pass
latch’s Cd port.
3.1.2

Handshaking behavior and data latching
scheme of micropipeline

The handshaking behavior of a micropipeline is studied
by examining the preconditions and consequences of
data capturing per stage with the help of the STG model
(Fig. 7). The initial STG marking indicates that all
data latches are transparent (C D P D 0), and the input
request Ri1 is about to rise, indicating that the left env.’s
feeding data into the pipeline. The further playing of
the token game enables a reader to simulate the data
propagation process along the pipeline.
Considering the rising phase of data latching behavior
at Stage 2, the capturing of its input data (Din2 ) in Latch
2, i.e., by the firing of C2 C, requires the following two
preconditions:
C1: Din2 has become valid, which is indicated by
Ri 2 C according to the bundled-data assumption.

Capture-pass latch: (a) circuit schematic diagram, and (b)–(d) operation processes.
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STG model of a micropipeline’s control circuit.

C2: Latch 2 has been released, which is indicated by
Pd 2 .
Then, completion of the capturing Din2 (Cd 2 C)
results in the following dual actions:
A1: Propagation of data validity information to
Stage 3 via the forward path Cd 2 C!Ro2 C!Ri 3 C,
with “Delay 2” inserted between Ro2 and Ri 3 to match
the critical-path delay of Logic 2.
A2: Releasing of the latches in Stage 1 (Latch 1) and
thus allowing new Din1 to pass through them, via the
backward path Cd 2 C!P1 C, thus forming the “capturepass latching scheme”.
3.1.3 Performance analysis
Cycle time, the key metric of a pipeline’s performance[7] ,
can be measured by the interval between two consecutive
data latching events, e.g., C2 C and C2 , at a particular
stage. Referring to the STG model, this cycle time is
determined by two critical paths of signal transitions:
one involving a forward synchronization with Stage 3
(red) and the other a backward synchronization with
Stage 1 (blue). Each path follows Actions A1 and A2;
therefore, the dual critical paths incur symmetric delay,
which is 2dC C 2tcap C ddelay C tpass , where dC
refers to the propagation delay of a C-element in the
controller assuming all C-elements have the same delay,
ddelay refers to the delay of the delay element inserted in
the forward path, and tcap and tpass refer to the capture
time (C !Cd ) and the pass time (P !Pd ) of a CP
latch, respectively. Note that * stands for either + or .
3.1.4 Timing constraints
The Muller pipeline circuit itself is QDI/SI and it has a
high level of timing robustness[4] . However, the correct

operation of the capture-pass latch, as with any bistable
elements, still requires the satisfaction of setup and
hold time constraint. In particular, when C2  is the
capturing event for Latch 2, then the setup and hold time
constraints of the latch are described below:
(1) Setup time constraint:
dC 2 > tset up2 ;
where dC 2 refers to the propagation delay of the C-element
C2, and tset up2 refers to the setup time of Latch 2.
(2) Hold time constraint:
tcap2 C tpass1 C dlog i c1 > thold 2 ;
where dlog i c1 is the minimum delay of Logic 1, and
thold 2 refers to the hold time of Latch 2.
3.2

Mousetrap pipeline circuit

The Mousetrap pipeline circuit proposed by Singh and
Nowick[16] also features 2-phase handshake signaling,
bundled-data encoding, and the capture-pass latching
scheme. However, the circuit embraces a lightweight
controller implementation and adopts the conventional
transparent latches as data storage elements, pursuing
improved performance and design library support.
3.2.1 Circuit implementation
Figure 8 demonstrates a three-stage Mousetrap pipeline
circuit based on the implementation of Fig. 4 in Ref. [16],
while maintaining the same signal naming convention of
Fig. 5. The controller at each stage consists of a levelsensitive latch, known as the Controller Latch (CL), and
an XNOR gate. The data input and output ports of the
CL are connected with Ri and Ro of the same stage,
respectively. The two inputs to the XNOR gate are from
the Ro signals belonging to both the current stage and the
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Fig. 8

3-stage mousetrap pipeline circuit.

successor stage, respectively. The output of the XNOR
gate forms the enabling signal (e n) controlling both
the CL and the data latches (DLs) acting as the storage
elements of the same stage. Both CLs and DLs are
assumed to be transparent when e n is high and opaque
when en is low, i.e., the falling edge transition of e n
samples the inputs. Additionally, the computation logic
slices are based on static implementations.
3.2.2

Handshaking behavior and data latching
schemes of Mousetrap

The handshaking and data latching behavior of the
Mousetrap pipeline was studied based on Stage 2.
Suppose that both CL2 and DL2 are transparent initially
with en2 high. Then, both the data Di n2 and its validity
indication event Ri 2 C will propagate through DL2 and
CL2, respectively, and the occurring of Ro2 C causes the
following three concurrent actions:
A1: XNOR-2 fires and e n2 occurs, which captures
both Ri2 and Di n2 . (An analogy of this action with a
real mousetrap device’s operation mechanism is rather
straightforward!)
A2: Propagation of data validity information to Stage
3, via forward path Ro2 C!Ri 3 C, where Delay 2
matches the worst-case delay of Logic 2.

Fig. 9

A3: XNOR-1 fires and e n1 C occurs, which opens
CL1 and DL1 for embracing new inputs. Actions A1
and A3 constitute the Mousetrap version of the “capturepass” scheme, though the capture and pass actions occur
concurrently, worsening the hold time constraint (see
detailed analysis in Section 3.2.4).
Following Action A2, once Ri 3 C passes through CL3,
XNOR-2 fires again, allowing the passing of the next
round of valid data through Stage 2, i.e., Ri 2 !Ro2 ,
and consequently initiating the triple actions A1 – A3
with opposite polarities on the handshaking signals.
3.2.3

STG modeling of Mousetrap

Figure 9 proposes the STG model of Mousetrap’s
control circuit in Fig. 8, largely based on the Circuit
PN modeling techniques introduced in Section 2.4. In
particular, the enabling conditions for both opening
(e nC) and closing (e n ) latches at the pipeline Stage i
depend on the value of Ro signals, i.e., places referred
to via self-loop arcs, belonging to both Stages i and
i C 1. For example, at Stage 2, the enabling conditions
for the upper and lower e n2 C transitions are Ro2 D
Ro3 D 1 and Ro2 D Ro3 D 0, respectively. Similarly,
the enabling conditions for the upper and lower en2
transitions are (Ro2 D 1 ^ Ro3 D 0) and (Ro2 D 0 ^

STG model of a 3-stage Mousetrap controller circuit.
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Ro3 D 1), respectively. Note that in the STG model of
Fig. 9, the explicit state encoding of CLs’ input signals
(Ri1 , Ri2 , and Ri3 ) are avoided and the place labels are
omitted for clarity.
Supposed that initially, all latches are transparent,
all Ro signals are reset low, and Ri1 C is enabled by
the left env. feeding data into the pipeline. Imagine
that, after some circuit operations, the input data has
propagated through Stages 1 and 2, i.e., the control chain
of Ri1 C!Ro1 C!Ri 2 C!Ro2 C has occurred, and the
circuit reaches its state represented by the STG markings
illustrated in Fig. 9, where Stage 1 has fired e n1 and
Stage 2 has just fired Ro2 C.
A further simulation of the STG model from this
circuit state demonstrates two critical paths that must
be traversed before Ro2 can occur, i.e., the red
path involving a forward synchronization with Stage
3 (corresponding to Action A2 in Section 3.2.2) and the
blue path involving a backward synchronization with
Stage 1 (Action A3). Therefore, Mousetrap’s cycle time
is determined by these two critical paths, both incurring
the symmetrical delay of dXNOR C tDQ C tCQ C ddelay
when the computation logic slices in the pipeline have
balanced propagation delay. In this critical path delay
expression, dXNOR and ddelay refer to the delay of XNOR
gate and the delay element, respectively, whereas tDQ
and tCQ refer to the D-to-Q delay and clk-to-Q delay of
the CL, respectively.
In addition, a third path (corresponding to Action A1,
in green) exists in Fig. 9 that is not critical for the cycle
time. However, it does incur a timing constraint that will
be discussed in Section 3.2.4.
3.2.4

Timing constraints of Mousetrap

Regarding the CL in a Mousetrap pipeline circuit, its
setup time constraint is easily satisfied, however, the hold
time constraint for the CL becomes more challenging,
which depends on the relative timing between the blue
path and green path in Fig. 9.
(1) Hold time constraint
delay.Ro2 C ! e n1 C ! Ro1 ! Ri 2 / >
delay.Ro2 C ! e n2 / C thold

CL2 :

This hold time constraint is especially critical in the
case of an FIFO circuit, where the delay difference
between the two paths is minimized to the clk-to-Q
delay of the CL. The setup and hold time constraints
for the DLs in an Mousetrap pipeline can be similarly
derived.
Furthermore, the enabling signal for the CL and
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DLs belonging to the same pipeline stage must behave
consistently, i.e., the latches should be first closed by its
current stage (e n ) and then opened by the succeeding
stage (e nC). This constraint on e n’s consistency exists
because of the bounded delay model assumed in
Mousetrap’s controller circuit. Referring to the STG
model of Fig. 9, this constraint involves the relative
timing between the red path and green path, stipulating
that the transition e n2 should fire before its input token
Ro3 D 0 is “stolen” by a faster right environment.
(2) Constraint on en’s consistency
delay.Ro2 C ! Ri 3 C ! Ro3 C/ >
delay.Ro2 C ! e n2 /:
This constraint on consistency is more critical in the
case of an FIFO circuit. Also note that the above timing
constraints equally apply to the falling transition phase.
3.3

Click pipeline circuit

Click, featuring the application of edge-triggered flipflops to both data storage and control state encoding, is
the final pipeline circuit reviewed in the 2-phase series.
3.3.1

Circuit implementation

Figure 10 illustrates a 3-stage Click pipeline circuit
based on the implementation of Fig. 2 in Ref. [17]. The
controller per stage includes a rising-edge-triggered flipflop, also known as the phase flip-flop (PFF1 – PFF3),
and a Boolean gate whose output controls the PFF’s
enable port (e n1 e n3 ). The same type of flip-flops are
also used for data storage, i.e., DFF1–DFF3, whereas
PFF and DFF belonging to the same stage are controlled
by the same e n signal. The controller’s state (phase)
per stage is explicitly encoded with the PFF’s output
q, which in turn fans out to both the successor and
predecessor stages acting as handshaking signals of
Ro and Ai , respectively. The data path involved with
each PFF is a single inverter, i.e., q flips its state each
time when e nC ticks. The Boolean function of the
e n signal at Stage i is based on the controller states
of Stages i 1, i , and i C 1. For example, en2 D
.q10 ^ q2 ^ q3 / _ .q1 ^ q20 ^ q30 /.
3.3.2

Handshaking behavior and latching schemes
of Click

The Click’s handshaking and latching behavior is studied
based on its second stage, where e n2 C ticks when PFF2
and PFF3 share the same phase polarity that is different
from PFF1, i.e., q1 , q2 , and q3 D 100 or 011, according
to the Boolean function of e n2 . Either combination
on the controller state indicates that DFF3 has copied

Tsinghua Science and Technology, June 2022, 27(3): 559–580

570

Fig. 10

A 3-stage pipeline circuit based on the Click template.

the data from DFF2, whereas a new data produced by
DFF1 has arrived at the input of Stage 2. Consequently,
with en2 C’s clicking, the following two actions are
conducted in a concurrent manner:
A1: The new incoming data Di n2 is stored in DFF2.
A2: PFF2 flips its phase q2 because of the inverter
inserted in the feedback path from q2 to d2 .
The flipping of q2 , either q2 C or q2 , will further
enable the following triple actions concurrently:
A2.1: en2 resets.
A2.2: Propagation of the data validity information to
Stage 3, via the forward path q2 !Ro2 !Ri 3 , where
 stands for either C or .
A2.3: Sending an acknowledgment back to Stage 1,
via the backward path q2 !Ai 2 !Ao1 .
Actions A2.2 and A2.3 will participate in the clicking
activities at Stages 3 and 1, respectively. Then, after both
q1 and q3 change their phases, e n2 C will be enabled
again. Note that the dual min-terms of e n2 ’s Boolean
function alternate supporting each e n2 C clicking.
3.3.3

STG model and performance analysis of
Click

The STG in Fig. 11 models the behavior of a 3-stage
Click pipeline’s control circuit based on the modeling
techniques introduced in Section 2.4. At Stage 2, the
enabling condition for e n2 C is denoted by the selfloop arcs connecting to the appropriate input places. In
particular, the left e n2 C, or en2 C (l) in Fig. 11 models
q10 ^ q2 ^ q3 and the right e n2 C, or e n2 C .r/ models
q1 ^ q20 ^ q30 : Alternatively, e n2 is only caused by q2 
in the current model, as q2 !e n2 forms the shortest
reset path compared with other possible paths to reset
en2 . Explicit modeling of the complete reset-conditions

for e n is possible; however, it is out of the scope of this
paper. For clarity, separate circles referring to the same
place (with the same labeling) are used in Fig. 11, and
different line styles of arcs are adopted.
The cycle time of the Click pipeline can be measured
by the interval between two consecutive e nC events
occurring at a particular stage. Suppose that the circuit
is initialized with q1 D q2 D q3 D 0 and e n1 D en2 D
e n3 D 0, and the left env. feeds data into the pipeline
by issuing Di n1 and Ri1 C. Then, imagine that after
some circuit operation, the circuit has reached the state
indicated by the markings of the STG in Fig. 11, where
Stage 1 has fired e n1 C (r) and q1 C, and Stage 2 is
ready to fire e n2 C (r). The firing of e n2 C .r/ causes
q2 C, and q2 C causes three concurrent action chains
before e n2 C (l) is enabled. The three concurrent actions
are illustrated using different color-coded paths in Fig.
11, where the forward path (red) and backward path
(blue) incur a symmetrical critical-path delay of 2dAOR
C 2tCQ C ddelay assuming the logic slices have
balanced propagation delay. In the critical path delay,
dAOR and ddelay refer to the delay of the AND-OR gate
and the delay element in the control path, respectively,
whereas tCQ refers to the clk-to-Q delay of the PFF.
3.3.4

Timing constraints of Click

Because the bounded delay model is assumed for Click’s
controller circuit, its correct operation requires that the
enable signal of the PFF and DFF changes in a consistent
manner.
(1) Constraint on en’s consistency
The enable signal (e n) of the PFF and DFF belonging
to the same pipeline stage should change consistently
with e nC and e n . Based on the STG model in
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STG model of a 3-stage Click pipeline’s control circuit.

Fig. 11, this requires that the signal transition sequence
in the green self-loop is followed, i.e., e n2 C(r)!e n2
!en2 C(l)!en2 !e n2 C(r).
Furthermore, the PFFs and DFFs in the Click pipeline
circuit should satisfy the setup and hold time constraints.
For the PFF at each pipeline stage, we have the following
constraints.
(2) Setup time constraint
Click’s cycle time > tCQ;pd C di nv;pd C tset up :

use only one transition polarity per handshake signal,
i.e., either a rising or a falling edge, to convey
active messages and leave the other transition polarity
to recover. Depending on the combination of active
handshake edges, different subtypes of 4-phase protocols
are available[4, 5] and are summarized in Fig. 12.
In this section, we mainly study the pipeline circuits
under three typical control schemes, i.e., simple, semi-

(3) Hold time constraint
tCQ;cd C di nv;cd > thold :
In the two constratints above, tCQ;cd and tCQ;pd refer to
the minimum and maximum clk-to-Q delay of the PFF,
respectively. di nv;cd and di nv;pd refer to the mimimum
and maximum inverter delay in the PFF’s data path,
respectively. tsetup and thold refer to the setup and hold
time of the PFF, respectively.
Additionally, the setup and hold time constraints for
the DFFs in Click’s data path can be derived in a similar
way.

4

Review of Pipeline Circuits Based on the
4-Phase Handshake Protocol

Pipeline circuits based on 4-phase handshake signaling

Fig. 12

Various subtypes of 4-phase handshake protocols.
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decoupled, and fully-decoupled controllers, that were
proposed during the AMULET projects of Manchester
University. The three controllers assume an SI delay
model and have a high level of timing robustness. The
data path circuits in the pipelines are based on N.O.
D latches and static logic style. Furthermore, 4-phase
controllers aiming at dynamic logic are also available[22] .
The original controller implementations in Furber and
Day’s paper[21] are based on the early 4-phase protocol
assuming a low-Ack initialization (Fig. 12a) and lowtransparent data latches. In this paper, we slightly adjust
the original circuits, implementing an early protocol with
high-Ack initialization (Fig. 12d) and high-transparent
latches.
4.1
4.1.1

Simple 4-phase handshake control
Circuit implementation

Figure 13a demonstrates the baseline circuit with
the simple 4-phase handshake control, based on the
implementation of Fig. 6 in Ref. [21]. Muller’s pipeline
circuit forms its control path, with additional buffers
inserted explicitly to match the causality relations
depicted in the corresponding STG model (Fig. 13b),
without changing the circuit functionality. The STG’s

Fig. 13

initial marking suggests that the data latches (L1–L3) are
transparent. Logic slices and delay elements are omitted
in the circuit schematic for simplicity.
4.1.2

Handshaking behavior and data latching
schemes under simple 4-phase control

The simple 4-phase control imposes twice handshaking
synchronization per stage for each data transfer. At
Stage 2, the first rendezvous is between Ri 2 C, indicating
that Di n2 is valid, and Ao2 C, indicating that the data
latches in Stage 3 (L3) have been released. The result of
this synchronization is the firing of s2 C and, in turn, the
concurrent execution of the following triple actions:
A1.1: Storing of the input data Di n2 in L2, controlled
by path s2 C!e n2 .
A1.2: Propagating Req to Stage 3 via the forward path
s2 C!Ro2 C!Ri 3 C.
A1.3: Sending Ack to Stage 1 via the backward path
s2 C!en2 !Ai 2 !Ao1 , to release L1.
After Actions A1.2 and A1.3 synchronize with
Stages 3 and 1, respectively, the second rendezvous
between Ri 2 and Ao2 is carried out, which fires s2
and in turn, the following triple concurrent actions:
A2.1: L2 becoming transparent by s2 !en2 C.
A2.2: Propagating Req to Stage 3, via the forward

3-stage pipeline under the simple 4-phase control: (a) circuit implementation and (b) STG model.
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path s2 !Ro2 !Ri 3 .
A2.3: Sending Ack to Stage 1, via the backward path
s2 !en2 C!Ai2 C!Ao1 C.
After Actions A2.2 and A2.3 synchronize with
Stages 3 and 1, respectively, s2 C is enabled to launch
the next round of data storage.
4.1.3

Performance analysis of the simple 4-phase
control

The punishment of the simple 4-phase control’s twofold synchronization on the pipeline’s cycle time, i.e.,
the interval between two consecutive s2 C, is obvious
in its STG model. Two representative critical paths
determining the pipeline’s cycle time are marked
with red and blue in Fig. 13b, with a symmetrical
delay of 4dC C 2di nv , where dC and di nv refer to
the propagation delay of the C-element and inverter,
respectively.
Another shortage of the simple control scheme is
that only every other stage holds distinct data when
the pipeline is fully loaded because of the constraint of
the reverse path s3 C!s2 !s1 C, which requires that
Stage i loads new data only after Stage i C 1 becomes
transparent (or bubbles[4] ). Pipelines subject to this type
of capacity restriction are called half-buffers[33] , whereas
pipelines with each stage holding distinct data when fully
loaded are referred to as full-buffers, e.g., pipelines with
transition signaling discussed in Section 3, as well as the
other two types of 4-phase controllers discussed in the
sequel.
To better illustrate the circuit operation mechanisms
and visualize the concepts of cycle time as well as
the half-buffering restriction, a waveform simulation
timing diagram under the simple 4-phase control scheme
is depicted in Fig. 14, assuming unit gate delay and
zero wire delay. Transitions of the key signals at each
stage are depicted, whereas the signal values at time 0
correspond to the initial markings of Fig. 13b. Dashed
arcs show the transition chain causing the half-buffering.
Note that we define a normal left env. responding to
Ai1  by unit delay, and a dormant right env. that will
never respond to Ro3 . Consequently, the pipeline is
stuffed at t D 14, with Stages 3 and 1 holding data D1
and D2 , respectively.
4.2
4.2.1

Semi-decoupled 4-phase control
Circuit implementation

Figure 15a depicts the circuit under the semi-decoupled

Fig. 14 Waveform simulation timing diagram under the
simple 4-phase control.

4-phase control based on the implementation of Fig. 9
in Ref. [21]. Compared with the simple control, the two
major modifications are
(1) A separate C-element is introduced per stage for
producing Ro signal that also feeds back to the current
stage’s controller. For example, C22 is introduced at
Stage 2 for generating Ro2 , which feeds back to C21.
(2) An asymmetric C-gate, e.g., C21 at Stage 2, is
adopted for controlling s2 , which only acknowledges the
falling phase transition of Ao2 .
However, Ao2  is still guarded by Ro2  to fulfill a
complete 4-phase handshake cycle.
4.2.2

Handshaking behavior and data latching
schemes

The improvement on the handshaking and data latching
scheme by the semi-decoupled control is clear in its
STG model (Fig. 15b): the arc Ao2 C!s2 C under
the simple control is replaced by two new arcs, i.e.,
Ro2 !s2 C and Ao2 C!Ro2 C. Consequently, the
firing of Ro2 directly enables s2 C without waiting
for the synchronization at s3 , and latch L2 can catch a
new input data (e n2 ) before L3 becomes transparent
(e n3 C). Therefore, the semi-decoupled 4-phase control
renders a full-buffering capacity.
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Fig. 15

4.2.3

3-stage pipeline under the semi-decoupled 4-phase control: (a) circuit implementation and (b) STG model.

Performance analysis

With semi-decoupled 4-phase control, synchronization
of Ri and Ao per stage still exists for the enabling of
enC, causing the following adverse effects (in the case
of Stage 2):
(1) Latch L2 opens (e n2 C) only after s1 , whereas
theoretically, a latch can open as soon as the next stage
accepts its data, i.e., e n3 !e n2 C.
(2) Ao1 C occurs only after Ao2 , as evident by one of
the critical paths marked with red in Fig. 15b, showing
that the coupling still exists in some form between
Stages 1 and 3.
The critical path under semi-decoupled control has
a delay of 5  dC C 2  di nv , which is larger than
the cycle time under the simple control. A waveform
simulation of the pipeline circuit under semi-decoupled
control is illustrated in Fig. 16, with the dashed arcs
denoting one of the transition chains enabling data
latching of Stage 1, i.e., Ro1 C!e n2 !Ro1 !e n1 .
Compared with the simple control scheme, the chain
of en3 !en2 C!e n1 no longer exists. Thus, the
pipeline circuit has a full buffer capacity and can be
loaded with three distinct data items (D1 , D2 , and D3 )
at simulation instant 22.
4.3

Fully-decoupled 4-phase control

The pipeline circuit under the fully-decoupled
4-phase control is depicted in Fig. 17a, based on the

Fig. 16 Waveform simulation timing diagram under the
semi-decoupled 4-phase control.

implementation of Fig. 11 in Ref. [21]. Compared
with the semi-decoupled control, additional circuits
interfacing with the left-side channel handshaking
are equipped per stage: an asymmetric C-gate, e.g.,
C23 at Stage 2, is introduced for producing Ai 2 ,
and together with another C-gate C22 ensuring the
proper state space encoding, they form a lockstep,
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A 3-stage pipeline under the fully-decoupled 4-phase control: (a) circuit implementation and (b) STG model.

i.e., Ai2 !s22 C!Ai 2 C!s22 . The firing of
Ai2 directly enables s22 C, which further enables
Ai2 C upon the arrival of Ri 2 , thus avoiding the
synchronization with the right-side channel in the simple
and semi-decoupled control.
The complete handshaking and data latching behavior
of the fully-decoupled control is described referring to its
STG model of Fig. 17b, where the three representative
paths are illustrated with different colors determining
the pipeline’s cycle time:
(1) Right handshake cycle
Stage 2’s right-side handshaking cycle with Stage 3 is
illustrated in red and involves the delay of six C-gates
and one inverter.
(2) Left handshake cycle
Stage 2’s left-side handshaking cycle with Stage 1 is
illustrated in blue and involves the delay of six C-gates
and one inverter.
(3) Inner loop
An inner loop exists at each pipeline stage to ensure
the valid state encoding, which is illustrated in green at
Stage 1. The inner loop involves five C-gates and two
inverters.
Based on the above circuit implementations, the cycle

time under the fully-decoupled control is longer than that
under the semi-decoupled control because of the extra
circuit complexity. However, the fully-decoupled control
will demonstrate its power once the missing computation
logic re-appears. Based on the STG models, a fullfledged pipeline circuit under the fully-decoupled control
involves only one bundled delay in its critical path,
whereas the semi-decoupled and simple control both
involve two. Therefore, a fully-decoupled control should
be chosen for pipeline circuits with thick computation
logic slices whereas the semi-decoupled control should
be used for compact FIFOs[21] .
Finally, the controllers reviewed in this section are SI
with timing constraints only on partial wire delays, i.e.,
inputs of asymmetric C-gates that are acknowledged for
only one transition phase. For example, in Fig. 15, the
branch delay of Ao2 fanning out to C21 is required to be
bounded by the other branch delay fanning out to C22
plus C22’s propagation delay.

5

GasP Pipeline Circuit Based on the SingleTrack Handshaking Protocol

GasP[28] was developed at Sun Research Laboratory for
minimal handshaking control overhead regarding both
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area and delay, based on the single-track handshaking
protocol[29] and single-rail bundled data. Single-track
circuits based on DI data encoding are also available[31] .
5.1

Circuit implementation

Figure 18 illustrates the GasP pipeline circuit based
on the implementation of Fig. 3 in Ref. [28] with
a minor adjustment: the original explicit inverters
driving the NAND gates (NA1-NA3) were replaced
with corresponding input bubbles to simplify GasP’s
behavioral modeling.
Single-track protocol merges the Req and Ack signal
pair into a single communication wire, i.e., RA0 –RA3 ,
known as the state conductor. Each state conductor is
usually equipped with a keeper circuit, which is omitted
in Fig. 18 for clarity. Handshaking is transmitted in both
directions on the communication wire by controlling its
voltage levels by either the sender or the receiver in a
time-multiplexed fashion. A custom design is adopted
where the state conductor is controlled by the data sender
via an N-type transistor and by the data receiver via a
P-type transistor. Therefore, the active Req event is
encoded with RA whereas the Ack event is encoded
with RAC. The data storage elements of the GasP
pipeline are N.B. latches driven by pulses.
5.2

Handshaking behavior and data latching
schemes

Suppose the circuit in Fig. 18 is initialized with all state
conductors being high; therefore, outputs of the NAND
gates (s1 –s3 ) are high, and all the data latches are opaque
(en1 –en3 are low). Imagine that data is fed into Stage 1
with the corresponding request event of RA0 , which
drives s1 low and further enables the following three
actions in a concurrent manner:
A1: Open Latch L1 to allow Di n1 to pass through it.
A2: Drive RA1 low to send the data validity

Fig. 18

information to Stage 2.
A3: Drive RA0 high to acknowledge the left env.
With either RA1 or RA0 C, s1 is restored to its
initial state, Latch 1 is closed, and the control privilege
of both RA0 and RA1 is handed over to the neighboring
stages. Stage 1 then waits for its right neighbor to
acknowledge (RA1 C) and its left neighbor to send the
next data request (RA0 ), and when both events occur,
Stage 1 launches the next round of the above actions
A1–A3.
5.3

STG model and performance analysis

The STG model of the 3-stage GasP pipeline based
on the Circuit PN modeling techniques introduced in
Section 2.4 is proposed in Fig. 19. The voltage levels
of each control signal are modeled explicitly, based on
which the conditions for signal transitions are described.
The critical path of GasP control is the complete cycle
of the signal transitions involved in driving a state
conductor by its interfacing stages. Such a critical cycle
regarding RA1 , i.e., s1 ! s10 C ! RA1 ! s2 !
RA1 C ! s1 , is visualized in Fig. 19 using red color.
Therefore, the cycle time of the GasP pipeline, when
computation logic is not included, is 2 dNA C di nv C
dNMOS C dPMOS , where dNA and di nv refer to the
delay of the NAND gate and inverter, respectively,
and dPMOS (dNMOS ) refers to the time of charging
(discharging) a state conductor via a P-type (N-type)
transistor.
5.4

Timing constraints

The correct operation of GasP pipeline circuit relies
heavily on the relative timings of the path delay in
its control circuit, and the timing constraints are
summarized in the following two aspects:
C1: No direct competition in driving a state conductor
by its two communication neighbors is allowed.

3-stage GasP pipeline circuit.
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Fig. 19

Circuit PN model of the GasP control circuit.

C2.1: RA0 C occurs before RA1

This constraint is to ensure the expected handshaking
and data latching behavior described in Section 5.2, as
well as to avoid any direct path between power rails.
This constraint is further refined into the following two
sub-terms:
C1.1: The data sender should release the control of a
state conductor before the receiver takes it over, i.e.,
delay.RA1 ! s1 C ! s10 / <
delay.RA1

! s2 /:

C1.2: The data receiver should quit the control of a
state conductor before the takeover by the sender, i.e.,
delay.RA1 C ! s2 C/ <
delay.RA1 C ! s1
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! s10 C/:

Based on the circuit implementation of Fig. 18,
Constraint C1.1 is more critical than Constraint C1.2 in
terms of the gate numbers traversed in circuit paths. In
particular, the two paths before and after the < symbol
in Constraint C1.1 are illustrated in Fig. 19 with the
blue and red dashed lines, respectively. Note that in the
original implementation of Fig. 3 in Ref. [28], Constraint
C1.1 is less critical because separate input inverters are
used.
C2: The controller belonging to a particular pipeline
stage should drive its neighboring state conductors in a
persistent manner.
Consider the concurrent driving actions performed by
Stage 1’s controller, i.e., RA0 C (Action A3 in Section
5.2) and RA1 (Action A2 in Section 5.2), there is a
possibility that the faster flipped state conductor of RA0
and RA1 disables the slower conductor by negating its
enabling conditions. This constraint is further refined
into the following two sub-terms:

delay.s1

! RA0 C/ <

delay.s1

! s10 C ! RA1

C2.2: RA1

could set s1 , i.e.,
! s1 C/:

occurs before RA0 C could reset s10 , i.e.

delay.s1

! s10 C ! RA1 / <

delay.s1

! RA0 C ! s1 C ! s10 /:

Constraint C2.2 is more critical than Constraint C2.1.
In Fig. 19, blue and green solid lines are used to visualize
the paths involved in Constraint C2.2 regarding Stage 3
to avoid cluttering.
In addition to these two timing constraints involved in
the controller circuit of GasP, the storage elements in the
data path of GasP should satisfy the setup and hold time
constraints that are listed in Table 1.

6

Comparison
of
the
Reviewed
Asynchronous Pipeline Circuits

Table 1 compares the pipeline circuits reviewed in this
paper regarding the following aspects: the delay model
assumed in a pipeline’s control circuit, the storage
elements used in the data path, the cycle time of the
pipeline, and the timing constraints that must be satisfied
for the pipeline circuit to operate correctly. The timing
constraints include those involved in both the control
and data path, i.e., the setup and hold time constraints of
the storage elements. The timing expressions reported
in Table 1 are based on the circuit implementations
illustrated in this paper.
The 2-phase and single-track protocols enable higher
performance pipeline circuits with shorter cycle time
than the 4-phase protocol. Furthermore, fewer signal
transitions involved in the critical control cycle indicate
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Table 1
Protocol
type

Circuit name
Micropipeline

Delay
model

Comparison of the asynchronous pipeline circuits reviewed in this paper.
Data
storage

QDI/SI CP latch

Cycle time
2dC C2tcapC
tpass C ddelay
dXNOR C tDQ C
tCQ C ddelay
2dAOR C2tCQC
ddelay
4dC C2dinvC
2ddelay
5dC C2dinvC
2ddelay

D latch
(N.O.)
D
BD
Click
flip-flop
D latch
Simple
QDI/SI
(N.O.)
D latch
4-phase Semi-decoupled QDI/SI
(N.O.)
D latch
Fully-decoupled QDI/SI
6dC Cdinv Cddelay
(N.O.)
SingleD latch
2dNA C dinv C
GasP
BD
track
(N.B.) dNMOS CdPMOS Cddelay
2-phase

Mousetrap

BD

Controller circuit
Constraints on partial wire delay

dC > tsetup

Consistency on CL and DL’s
tDQ CdXNOR > tsetup
enabling signals (en)
(1) Consistency on PFF (DFF)’s en
dAOR > tsetup
(2) Setup/hold time on PFF

Hold time
tcap C tpass C dlogic > thold
tCQ C dlogic > thold
2tCQ CdAOR Cdlogic > thold

Constraints on partial wire delay

dC Cdinv > tsetup

dC Cdinv CtCQC dlogic > thold

Constraints on partial wire delay

dC Cdinv > tsetup

dC Cdinv CtCQ Cdlogic > thold

Constraints on partial wire delay

dC Cdinv > tsetup

2dC Cdinv CtCQ Cdlogic > thold

(1) Avoidance of the direct path
(2) Persistency on state conductors

2dNA CdPMOSC
dinv > tsetup

tCQ Cdlogic > thold

a lower energy consumption for each inter-stage data
transfer. However, the timing constraints in the reviewed
2-phase circuits (Mousetrap and Click), as well as GasP,
should be handled with more care during the physical
design phase. Alternatively, the 4-phase pipeline circuits
reviewed in this paper have a higher level of timing
robustness against PVT variations. Overall, the choice
of a specific pipeline circuit depends on the design
targets regarding expected circuit performance, power,
and timing robustness level.
Within the 2-phase series, the Click pipeline circuit is
implemented based on standard gates and D-flipflops
that are typically used in the synchronous design. As a
result, Click–based circuit designs are better supported
by third-party CAD tools, as demonstrated by the recent
design practices[47, 48] .

7

Timing constraint
Setup time

Conclusion

This paper surveys a series of representative
asynchronous pipeline circuits based on bundleddata encoding using handshake signaling protocols
such as 2-phase, 4-phase, and single-track. Seven
representative pipeline circuits are reviewed in detail
regarding their implementation styles, behavioral
modeling, and timing analysis. The selected circuits
only account for a small fraction of the asynchronous
pipelines developed in the past 30 years; however, the
analysis methods and modeling techniques introduced
in this paper will pave the way for readers to further
understand a broader spectrum of asynchronous
pipelined circuits.
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A. Mardari, Z. Jelčicová, and J. Sparsø, Design and FPGAimplementation of asynchronous circuits using two-phase
handshaking, in Proc. 2019 25th Int. Symp. Asynchronous
Circuits and Systems, Hirosaki, Japan, 2019, pp. 9–18.
P. Day and J. V. Woods, Investigation into micropipeline
latch design styles, IEEE Trans. VLSI Syst., vol. 3, no. 2, pp.
264–272, 1995.
S. B. Furber and P. Day, Four-phase micropipeline latch
control circuits, IEEE Trans. VLSI Syst., vol. 4, no. 2, pp.
247–253, 1996.
S. B. Furber and J. Liu, Dynamic logic in four-phase
micropipelines, in Proc. 2nd Int. Symp. Advanced Research
in Asynchronous Circuits and Systems, Fukushima, Japan,
1996, pp. 11–16.
J. Cortadella, A. Kondratyev, L. Lavagno, and C. P. Sotiriou,
Desynchronization: Synthesis of asynchronous circuits
from synchronous specifications, IEEE Trans. Comput.Aided Des. Integr. Circuits Syst., vol. 25, no. 10, pp. 1904–
1921, 2006.
G. Birtwistle and K. S. Stevens, The family of 4-phase latch
protocols, in Proc. 14th IEEE Int. Symp. Asynchronous
Circuits and Systems, Newcastle Upon Tyne, UK, 2008,
pp. 71–82.
K. Y. Yun, P. A. Beerel, and J. Arceo, High-performance

[26]

[27]

[28]

[29]

[30]

[31]

[32]

[33]

[34]

[35]

[36]

[37]

[38]

[39]

[40]

579

asynchronous pipeline circuits, in Proc. 2nd Int. Symp.
Advanced Research in Asynchronous Circuits and Systems,
Fukushima, Japan, 1996, pp. 17–28.
R. Kol and R. Ginosar, A doubly-latched asynchronous
pipeline, in Proc. Int. Conf. Computer Design VLSI in
Computers and Processors, Austin, TX, USA, 1997,
pp. 706–711.
T. H. Y. Meng, R. W. Brodersen, and D. G. Messerschmitt,
Automatic synthesis of asynchronous circuits from highlevel specifications, IEEE Trans. Comput.-Aided Des. Integr.
Circuits Syst., vol. 8, no. 11, pp. 1185–1205, 1989.
I. Sutherland and S. Fairbanks, GasP: A minimal FIFO
control, in Proc. 7 th Int. Symp. Asynchronous Circuits and
Systems, Salt Lake City, UT, USA, 2001, pp. 46–53.
K. van Berkel and A. Bink, Single-track handshake
signaling with application to micropipelines and handshake
circuits, in Proc. 2nd Int. Symp. Advanced Research in
Asynchronous Circuits and Systems, Fukushima, Japan,
1996, pp. 122–133.
M. Ferretti and P. A. Beerel, High performance
asynchronous design using single-track full-buffer standard
cells, IEEE J. Solid-St. Circ., vol. 41, no. 6, pp. 1444–1454,
2006.
M. Ferretti and P. A. Beerel, Single-track asynchronous
pipeline templates using 1-of-N encoding, in Proc. Conf.
DATE, Munich, Germany, 2002, pp. 1008–1015.
T. E. Williams, Self-timed rings and their application to
division, PhD dissertation, Stanford University, Stanford,
CA, USA, 1991.
A. M. Lines, Pipelined asynchronous circuits, Master thesis,
California Institute of Technology, Pasadena, CA, USA,
1998.
M. Singh and S. M. Nowick, The design of highperformance dynamic asynchronous pipelines: Lookahead
style, IEEE Trans. VLSI Syst., vol. 15, no. 11, pp. 1256–
1269, 2007.
M. Singh and S. M. Nowick, The design of highperformance dynamic asynchronous pipelines: Highcapacity style, IEEE Trans. VLSI Syst., vol. 15, no. 11, pp.
1270–1283, 2007.
K. Fant, Logically Determined Design: Clockless System
Design with NULL Convention Logic. New Jersey, USA:
John Wiley & Sons, 2005.
H. van Gageldonk, K. van Berkel, A. Peeters, D. Baumann,
D. Gloor, and G. Stegmann, An asynchronous low-power
80C51 microcontroller, in Proc. 4th Int. Symp. Advanced
Research in Asynchronous Circuits and Systems, San Diego,
CA, USA, 1998, pp. 96–107.
M. Davies, A. Lines, J. Dama, A. Gravel, R. Southworth, G.
Dimou, and P. Beerel, A 72-port 10G Ethernet switch/router
using quasi-delay-insensitive asynchronous design, in Proc.
20th IEEE Int. Symp. Asynchronous Circuits and Systems,
Potsdam, Germany, 2014, pp. 103–104.
J. Tse and A. Lines, NanoMesh: An asynchronous kilo-core
system-on-chip, in Proc. 19th Int. Symp. Asynchronous
Circuits and Systems, Santa Monica, CA, USA, 2013,
pp. 40–49.
J. Teifel and R. Manohar, Highly pipelined asynchronous

Tsinghua Science and Technology, June 2022, 27(3): 559–580

580

[41]

[42]

[43]

[44]

[45]

[46]

[47]

[48]

[49]

[50]
[51]

FPGAs, in Proc. 2004 ACM/SIGDA 12th Int. Symp. Field
Programmable Gate Arrays, Monterey, CA, USA, 2004,
pp. 133–142.
D. Edwards, W. Toms, S. Temple, L. Plana, J. Garside,
and S. Furber, The story of the amulet: A brief history of
asynchronous events in Manchester, in This Asynchronous
World, Essays dedicated to Alex Yakovlev on the occasion of
his 60th birthday. 2nd ed. Newcastle University, Newcastle,
UK, 2017, pp. 120–130.
J. D. Garside, S. B. Furber, S. Temple, and J. V. Woods, The
Amulet chips: Architectural development for asynchronous
microprocessors, in Proc. 16th Int. Conf. Electronics,
Circuits and Systems, Yasmine Hammamet, Tunisia, 2009,
pp. 343–346.
S. B. Furber, P. Day, J. D. Garside, N. C. Paver, and J.
V. Woods, AMULET1: a micropipelined ARM, in Proc.
COMPCON ’94, San Francisco, CA, USA, 1994, pp. 476–
485.
S. B. Furber, J. D. Garside, P. Riocreux, S. Temple, P. Day,
J. W. Liu, and N. C. Paver, AMULET2e: An asynchronous
embedded controller, Proc. IEEE, vol. 87, no. 2, pp. 243–
256, 1999.
J. D. Garside, S. B. Furber, and S. H. Chung, AMULET3
revealed, in Proc. 5th Int. Symp. Advanced Research in
Asynchronous Circuits and Systems, Barcelona, Spain, 1999,
pp. 51–59.
D. E. Muller and W. S. Bartky, A theory of asynchronous
circuits, in Proceedings of International Symposium on the
Theory of Switching, Cambridge, MA, USA, 1957, pp. 204–
243.
H. Wu, Z. Su, J. L. Zhang, S. J. Wei, Z. H. Wang, and
H. Chen, A design flow for click-based asynchronous
circuits design with conventional EDA tools, IEEE
Trans. Comput.-Aided Des. Integr. Circuits Syst., doi:
10.1109/TCAD.2020.3038337.
A. P. He, G. B. Feng, J. L. Zhang, P. F. Li, Y. Hei, and H.
Chen, Click-based asynchronous mesh network with
bounded bundled data, in Proc. 47th Int. Conf. Parallel
Processing, Eugene, OR, USA, 2018, p. 43.
L. Y. Rosenblum and A. Yakovlev, Signal graphs: From
self-timed to timed ones, in Proc. of International Workshop
on Timed Petri Nets, Torino, Italy, 1985, pp. 199–206.
T. A. Chu, On the models for designing VLSI asynchronous
digital systems, Integration, vol. 4, no. 2, pp. 99–113, 1986.
I. Poliakov, D. Sokolov, and A. Mokhov, Workcraft: A static
data flow structure editing, visualisation and analysis tool,
in Proc. 28th Int. Conf. Applications and Theory of Petri
Nets and other Models of Concurrency, Siedlce, Poland,
2007, pp. 505–514.

[52] D. J. Kinniment, Synchronization and Arbitration in Digital
Systems. Hoboken, NJ, USA: John Wiley & Sons, 2007.
[53] T. Verhoeff, Delay-insensitive codes: An overview, Dist.
Comput., vol. 3, no. 1, pp. 1–8, 1988.
[54] W. J. Bainbridge, W. B. Toms, D. A. Edwards, and S. B.
Furber, Delay-insensitive, point-to-point interconnect using
m-of-n codes, in Proc. 9th Int. Symp. Asynchronous Circuits
and Systems, Vancouver, Canada, 2003, pp. 132–140.
[55] V. Varshavsky, V. Marakhovsky, and T. A. Chu, Logical
timing (Global synchronization of asynchronous arrays), in
Proc. 1st Aizu Int. Symp. Parallel Algorithms/Architecture
Synthesis, Fukushima, Japan, 1995, pp. 130–138.
[56] C. L. Seitz, System timing, in Introduction to VLSI Systems,
C. Mead, L. Conway, eds. Reading, MA, USA: AddisonWesley Publishing, 1980, pp. 218–262.
[57] C. D. Nielsen, Evaluation of function blocks for
asynchronous design, in Proc. Conf. European Design
Automation, Grenoble, France, 1994, pp. 454–459.
[58] J. Sparsø and J. Staunstrup, Delay-insensitive multi-ring
structures, Integration, vol. 15, no. 3, pp. 313–340, 1993.
[59] C. Jeong and S. M. Nowick, Optimization of robust
asynchronous circuits by local input completeness
relaxation, in Proc. 2007 Asia and South Pacific Design
Automation Conf., Yokohama, Japan, 2007, pp. 622–627.
[60] Y. Zhou, D. Sokolov, and A. Yakovlev, Cost-aware synthesis
of asynchronous circuits based on partial acknowledgement,
in Proc. 2006 IEEE/ACM Int. Conf. Computer-Aided
Design, San Jose, CA, USA, 2006, pp. 158–163.
[61] J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno,
and A. Yakovlev, Logic Synthesis for Asynchronous
Controllers and Interfaces. Berlin, Germany: Springer,
2002.
[62] J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno,
and A. Yakovlev, Petrify: A tool for manipulating concurrent
specifications and synthesis of asynchronous controllers,
IEICE Transactions Information and Systems, vol. 80, no.
E80-D, pp. 315–325.
[63] K. Y. Yun and D. L. Dill, Automatic synthesis of extended
burst-mode circuits: Part I (specification and hazard-free
implementation), IEEE Trans. Comput.-Aided Des. Integr.
Circuits Syst., vol. 18, no. 2, pp. 101–117, 1999.
[64] K. van Berkel, Beware the isochronic fork, Integration, vol.
13, no. 2, pp. 103–128, 1992.
[65] J. L. Peterson, Petri Net Theory and the Modeling of
Systems. Upper Saddle River, NJ, USA: Prentice-Hall,
1981.
[66] A. V. Yakovlev, A. M. Koelmans, A. Semenov, and
D. J. Kinniment, Modelling, analysis and synthesis of
asynchronous control circuits using Petri nets, Integration,
vol. 21, no. 3, pp. 143–170, 1996.
[67] V. I. Varshavsky, Self-timed Control of Concurrent
Processes. Dordrecht, the Netherlands: Springer, 1990.

Yu Zhou received the BEng degree from
Zhengzhou University in 2002, and the
MEng and PhD degrees from University
of Newcastle upon Tyne, UK in 2003
and 2008, respectively. From 2010 to
2011, he was a lecturer at the School
of Computer Engineering and Science,
Shanghai University. From 2011 to 2014,

he was a principle engineer at Shanghai R&D Center, Delta
Electronics. In 2014, he joined Hainan Normal University, where
he is an associate researcher. His current research interests include
circuit design, logic synthesis, and CAD tools for asynchronous
circuits and systems.

